Jitter and Spur Minimization in Fractional-N Digital Frequency Synthesizers: Modeling, Simulation, Analysis, and Design Methodologies - Analog Circuits and Signal Processing - Xu Wang - Books - Springer Nature Switzerland AG - 9783032271853 - July 26, 2026
In case cover and title do not match, the title is correct

Xu Wang
Jitter and Spur Minimization in Fractional-N Digital Frequency Synthesizers: Modeling, Simulation, Analysis, and Design Methodologies - Analog Circuits and Signal Processing

Get an email once the item is available
Do you have a profile? Log in
Get notified about new Xu Wang releases

Our customers say:

14-day return policy in accordance with European consumer protection law
Top ranking on Trustpilot
Add to your iMusic wish list

Not rated yet

This book presents a rigorous and practically grounded treatment of jitter and spur minimization in fractional-N digital phase locked loops (DPLLs), addressing one of the most critical challenges in modern frequency synthesis.

Media Books     Hardcover Book   (Book with hard spine and cover)
Released July 26, 2026
ISBN13 9783032271853
Publishers Springer Nature Switzerland AG
Pages 226
Dimensions 150 × 220 × 20 mm   ·   486 g   (Weight (estimated))

More from the same publisher

See all of Xu Wang ( e.g. Hardcover Book and Paperback Book )