RTL modeling with SystemVerilog for simulation and synthesis using SystemVerilog for ASIC and FPGA design -  - Books - Sutherland HDL - 9781546776345 - June 10, 2017
In case cover and title do not match, the title is correct

RTL modeling with SystemVerilog for simulation and synthesis using SystemVerilog for ASIC and FPGA design

Price
NZ$ 194
excl. VAT

Ordered from remote warehouse

Expected delivery Jul 28 - Aug 13
Add to your iMusic wish list

Not rated yet

Media Books     Book
Released June 10, 2017
ISBN13 9781546776345
Publishers Sutherland HDL
Dimensions 150 × 220 × 20 mm   ·   644 g